Search - verilog SDRAM

Search - verilog SDRAM - List

[Other resource] verilog SDRAM core DL : 0: 我用过的verilog hdl写的SDRAM core源程序,经过测试应用-I used to write Verilog HDL source of SDRAM core, the test application
Update : 2008-10-13 Size : 27.76kb Publisher : 于飞
[VHDL-FPGA-Verilog] DDR（双速率）SDRAM控制器参考设计verilog代码 DL : 0: DDR SDRAM reference design documentation
Update : 2010-09-25 Size : 874.3kb Publisher : tony_gx@hotmail.com
[VHDL-FPGA-Verilog] SDRAM verilog DL : 1: 基本包涵主流SDRAM控制器 verilog语言
Update : 2010-11-22 Size : 541.84kb Publisher : stephenmoon@126.com
[Embeded-SCM Develop] ref-ddr-sdram-verilog DL : 0: sdram的verilog的源码实现-sdram verilog source code realizes
Update : 2025-02-17 Size : 883kb Publisher : zfhustb
[VHDL-FPGA-Verilog] Verilog&Vhdl混语言对SDRAM的控制源代码 DL : 0: Verilog&Vhdl混语言对SDRAM的控制源代码，提供了很好的例子，顶层文件为sdrm.v！-VerilogVhdl mixed language SDRAM control of the source code, provided a good example of top-level documents sdrm.v!
Update : 2025-02-17 Size : 244kb Publisher : 飞扬
[VHDL-FPGA-Verilog] verilog SDRAM core DL : 1: 我用过的verilog hdl写的SDRAM core源程序,经过测试应用-I used to write Verilog HDL source of SDRAM core, the test application
Update : 2025-02-17 Size : 27kb Publisher : 于飞
[VHDL-FPGA-Verilog] 标准SDR SDRAM控制器参考设计_verilog_lattice DL : 0: 标准SDR SDRAM控制器参考设计，Lattice提供的verilog源代码-standard SDR SDRAM controller reference design, the Lattice Verilog source code
Update : 2025-02-17 Size : 199kb Publisher : 陈旭
[VHDL-FPGA-Verilog] ref-sdr-sdram-verilog DL : 0: 本代码是用VRILOG语言写的SDRAM的控制器的标准代码,供开发SARM参考.-this code is used to write the language VRILOG SDRAM controller standard code for the development of SARM reference.
Update : 2025-02-17 Size : 758kb Publisher : 汪旭
[VHDL-FPGA-Verilog] very-good-ok-ref-ddr-sdram-verilog DL : 0: Sdr SDRAM控制器参考设计,很好的-Sdr SDRAM controller reference design, very good
Update : 2025-02-17 Size : 874kb Publisher : 姚明
[VHDL-FPGA-Verilog] ref-sdr-sdram-verilog DL : 1: sdram的控制器 verilog源码-SDRAM controller Verilog source code
Update : 2025-02-17 Size : 702kb Publisher : 唐业衡
[Other] ref-sdr-sdram-verilog DL : 0: sdram控制器的开发程序，还有文档，可以参考以下-SDRAM controller development process, there is a document, you can refer to the following
Update : 2025-02-17 Size : 758kb Publisher : 王鹏
[VHDL-FPGA-Verilog] ref-sdr-sdram-verilog DL : 0: SDRAM的vegilog代码，做一个SDRAM的封装成为SRAM一样进行操作。一个顶层文件下由三个模块-SDRAM
Update : 2025-02-17 Size : 701kb Publisher : 吴厚航
[VHDL-FPGA-Verilog] (fpga)sdram DL : 0: verilog 代码，读写SDRAM 不带仿真，需要自己编写测试文件-Verilog code, read and write SDRAM simulation without the need to prepare their own test documentation
Update : 2025-02-17 Size : 19.01mb Publisher : ch
[ARM-PowerPC-ColdFire-MIPS] sdram DL : 0: artera 的一个SDRAM 模型（verilog）-artera an SDRAM model [verilog]
Update : 2025-02-17 Size : 4kb Publisher : xiaoheng
[VHDL-FPGA-Verilog] AlteraSDR-SDRAM DL : 0: Altera 官方提供的SDRAM控制器,verilog的-SDRAM controller provided by Altera in Verilog HDL
Update : 2025-02-17 Size : 792kb Publisher : machenghai
[VHDL-FPGA-Verilog] SDRAM DL : 0: verilog 128位突发4. sdr fpga控制器-verilog 128 bit unexpected 4. sdr fpga controller
Update : 2025-02-17 Size : 117kb Publisher : pudnrtest
[VHDL-FPGA-Verilog] sdram-control-verilog DL : 0: SDRAM控制器源码，内含完整的控制器verilog源代码和测试代码，超值哈。-This readme file for the SDR SDRAM Controller includes information that was not incorporated into the SDR SDRAM Controller White Paper v1.1.
Update : 2025-02-17 Size : 968kb Publisher : runxin
[VHDL-FPGA-Verilog] sdram DL : 0: 通过 UART 读写 SDRAM verilog 源代码通过 UART 的接口发送命令来读写 SDRAM 命令格式如下： 00 02 0011 1111 2222 00：写数据 02：写个数 0011：写地址 1111 2222：写数据，是 16 bit，每写完一个数据，向串口发送 FF 回应；输出： FF FF 01 03 0044 01: 读sdram 03：读的个数 0044: 读的地址输出： xxxx xxxx xxxx sdram 在 0044 0045 0046 处的数据； sdram 使用的是 K4S161622D.pdf 系统时钟 25m，通过 PLL 得到 SDRAM clk 100m sdram controller clk 100m，前者相对后者2ns 相移 -Read and write through the UART SDRAM verilog source code through the UART interface to send commands to SDRAM read and write command format is as follows: 0,002,001,111,112,222 00: Write Data 02: Write the number of 0011: write address 11112222: write data, is 16 bit, each completed a data, respond to the serial port FF output: FF FF 01 03 0044 01: Reading sdram 03: 0044 the number of read: Read the address output: xxxx xxxx xxxx sdram at 004,400,450,046 at the data sdram use system clock is K4S161622D.pdf 25m, obtained by PLL SDRAM clk 100m sdram controller clk 100m, the former phase shift relative to the latter 2ns
Update : 2025-02-17 Size : 14kb Publisher : 周西东
[VHDL-FPGA-Verilog] SDRAM-verilog DL : 0: SDRAM读写控制的实现与Modelsim仿真-verilog-SDRAM read and write control to achieve with the Modelsim simulation-verilog
Update : 2025-02-17 Size : 2.09mb Publisher : sjdbjs
[VHDL-FPGA-Verilog] SDRAM DL : 0: 基于fpga与verilog语言的的sdram读写(SDRAM reading and writing based on FPGA and Verilog language)
Update : 2025-02-17 Size : 6kb Publisher : 司王星

« 12 3 4 5 6 7 8 9 10 ... 16 »