Welcome！[Sign In] ！[Sign Up]！
Front-page it | Collect it | [中国-简体中文]
FAQ Fav
Location:
Search - verilog bcd counter

Search list

[VHDL-FPGA-Verilog] freqm

Description: a simple implementation of a frequency meter with the BCD-counter and the 7-segment LED display
Platform: | Size: 12288 | Author: wangfeng | Hits:

[VHDL-FPGA-Verilog] bcd_updown_counter2

Description: It is a simple 4-digit bcd up down counter written in verilog
Platform: | Size: 1024 | Author: jason | Hits:

[VHDL-FPGA-Verilog] digital-frequency

Description: 数字频率计 采用Verilog语言编写，分为8个模块，分别是计数器，门控，分频，寄存器，多路选择，动态位选择，BCD译码模块-Digital frequency meter using Verilog language, divided into eight modules, namely, the counter, gated, frequency, register, multiplexer, Dynamic Choice, BCD decoding module
Platform: | Size: 1265664 | Author: multidecoder | Hits:

[Software Engineering] a_bcd_counter_using_verilog

Description: 3 bits bcd counter using verilog
Platform: | Size: 441344 | Author: atula136 | Hits:

[VHDL-FPGA-Verilog] VerilogCode_BCD_counter

Description: Verilog Code for a BCD counter and it is implemented on Altera DE2 board-Verilog Code for a BCD counter and it is implemented on Altera DE2 board
Platform: | Size: 1024 | Author: Rahul | Hits:

[VHDL-FPGA-Verilog] ContadorBCD

Description: Verilog counter 0000 to 9999 with BCD visualization
Platform: | Size: 242688 | Author: groao | Hits:

[VHDL-FPGA-Verilog] counterms

Description: verilog语言写的可置数的倒计时计数器，共四位bcd码，分别为分钟两位和秒两位。波形完美无毛刺.开发环境没找到verilog只好写了vhdl-verilog based counter for minutes and seconds
Platform: | Size: 1024 | Author: yhl | Hits:

[LabView] counter

Description: This is 2-BCD numbers Counter on board Altera DE2 Code Verilog HDL (You must import DE2_pin_assignments.csv to use this code)
Platform: | Size: 460800 | Author: nitro | Hits:

[VHDL-FPGA-Verilog] BCD-Counter

Description: Verilog Module for parity
Platform: | Size: 24576 | Author: Raz | Hits:

[VHDL-FPGA-Verilog] bcd counter

Description: Binary counter design in verilog
Platform: | Size: 176128 | Author: Armaghan | Hits:

[Embeded-SCM Develop] 4位BCD计数器

Description: 用Verilog语言编程实现4位BCD计数器的功能(Write the programm with Verilog language to implement the function of 4 - bit BCD counter.)
Platform: | Size: 25600 | Author: limaozi | Hits:

CodeBus www.codebus.net