Welcome![Sign In][Sign Up]
Location:
Search - verilog hdl design miaobi

Search list

[VHDL-FPGA-Verilogmiaobiao

Description: 用Verilog HDL编写的秒表设计,可以实现百分之一秒,十分之一秒,秒,十秒等功能。-Verilog HDL prepared with a stopwatch designed to achieve the hundredth of a second, one-tenth of seconds, seconds, 10 seconds and other functions.
Platform: | Size: 6144 | Author: maylag | Hits:

CodeBus www.codebus.net