Description: verilog语言编写的FPGA代码。功能为pc机通过epp不断写数到sram中,然后pc发送中断信号打断写过程读取sram中的数据。rar包中包含epp协议,模块文件和测试文件(test)。-Verilog FPGA code languages. Pc machine functions through a number of epp constantly write to the SRAM, and then pc send interrupt signals to interrupt the process of writing to read the data in the SRAM. rar package includes epp agreement, modules and test documents (test). Platform: |
Size: 43008 |
Author:苗苗 |
Hits:
Description: This is a convolutional interleaver code written in verilog, the ram is sram with ram_ncs, ram_nwe, ram_noe characters. Platform: |
Size: 2048 |
Author:tomsontiger |
Hits:
Description: 图像采集、存储控制verilog源代码,fpga控制SAA1117,采集数据存储到sram,仿真编译测试都能通过-Image acquisition, storage, control verilog source code, fpga control SAA1117, collecting data to sram, simulation tests can be compiled by Platform: |
Size: 25600 |
Author:蹇清平 |
Hits:
Description: verilog code that can implemented on ACEX1k
FPGA for a SRAM-verilog code that can implemented on ACEX1k
FPGA for a SRAM Platform: |
Size: 221184 |
Author:z |
Hits:
Description: verilog编写的读写SRAM的源码,包括sram的读写控制-SRAM read and write verilog source code written in, including the sram to read and write control Platform: |
Size: 1024 |
Author:haha |
Hits:
Description: verilog编写的读写fifo的源码,包括sram的读写控制-verilog source code written to read and write fifo, including the sram to read and write control Platform: |
Size: 176128 |
Author:haha |
Hits:
Description: 用FPGA实现SRAM读写控制的Verilog代码-SRAM FPGA implementation using Verilog code to read and write control Platform: |
Size: 13312 |
Author:austin |
Hits:
Description: Verilog编写FPGA与片外SRAM通信模块,内含源代码,希望对大家有所帮助。-FPGA in Verilog-chip SRAM with communication modules, including source code, we want to help. Platform: |
Size: 428032 |
Author:haby |
Hits: