Search - vga_disp

[VHDL-FPGA-Verilog] VGA_disp

Description: clk divid 模块为分频电路，对50MHz 系统时钟进行分频产生50M/7Hz 的像素时钟。VGA control 模块为VGA 显示控制电路模块，在像素时钟的驱动下首先产生行频信号，而后对行频信号进行分频产生58Hz 场频信号。由于VS 与HS 信号具有严格的时序匹配，即VS 信号必须为HS 信号的整数倍，以保证在场频信号有效期间，能够完整数行的扫描，本设计利用对行频信号进行计数分频来产生场频信号。-Clk divid module for the frequency circuit, the 50MHz system clock frequency to produce 50M/7Hz pixel clock. VGA control module for the VGA display control circuit module, driven by the pixel clock in the first line-frequency signal generation, and then the frequency of the signal frequency to produce 58Hz field frequency signal. As VS and HS signal has a strict timing matching, that is, the VS signal must be an integer multiple of HS signal to ensure that the field frequency signal is valid, can complete a few lines of scanning, the design of the use of the line frequency signal frequency count to generate Field frequency signal.
Platform: | Size: 1260544 | Author: panda | Hits:

Category

Source Code

Web/Internet

Develop Tools

Document

Other

Search in results

OS

Platform

Language

File Type

Search list

[VHDL-FPGA-Verilog] vga_disp

[VHDL-FPGA-Verilog] VGA_disp

CodeBus www.codebus.net