Description: VHDL源代码程序,使用VHDL语言编写,一个FIFO的代码实现工程-VHDL source code, the use of VHDL language, a FIFO realize the code works Platform: |
Size: 3072 |
Author:罗兰 |
Hits:
Description: 基于wishbone总线的SD Card IP Core,有Verilog和VHDL两种语言版本,包含了FIFO和DMA两种实现方式,是开源的IP Core-Based on the wishbone bus SD Card IP Core, there are two language versions of Verilog and VHDL, including the FIFO and DMA implemented in two ways, is open source IP Core Platform: |
Size: 2271232 |
Author:张亚群 |
Hits: