Search - vhdl wavelet

Search - vhdl wavelet - List

[Other resource] wavelet DL : 0: 用VHDL语言实现的高速数据采集中，计算数据采集速度的程序
Update : 2008-10-13 Size : 975byte Publisher : 赵天婵
[Wavelet] DWT-easy DL : 0: W53和D97小波的小波提升原理，很易懂！英文。-W53 D97 and the Lifting of wavelet theory, very easy! English.
Update : 2025-02-17 Size : 44kb Publisher : 景仁
[Wavelet] implementation_of_(5_3)_wavelet DL : 0: 该代码是用VHDL编写的用以实现5/3无损小波变换。压缩包内附有详细的说明。-the VHDL code is used to prepare for the realization of the 5/3 wavelet transform prejudice. Compression packet containing a detailed explanation.
Update : 2025-02-17 Size : 3.15mb Publisher : 黄飞
[Special Effects] contourletC DL : 0: contourlet的C源程序，非常难找！contourlet是继小波后新出现的多尺度处理工具！-Contourlet the C source code, very difficult to find! After following the wavelet Contourlet emerging multi-scale processing tools!
Update : 2025-02-17 Size : 1.82mb Publisher : aclon
[VHDL-FPGA-Verilog] wavelet DL : 0: 用VHDL语言实现的高速数据采集中，计算数据采集速度的程序-VHDL language used to achieve high-speed data acquisition, the calculation of the speed of data collection procedures
Update : 2025-02-17 Size : 1kb Publisher : 赵天婵
[Wavelet] compressVLSI DL : 0: 高速图像压缩编码器的VLSI结构设计研究.kdh 相当有水平的博士论文。里面详细讲到了如何设计小波变换VLSI结构。并对verilog hdl设计结构进行了评估-High-speed image compression encoder the structural design of VLSI Research. Kdh quite the level of doctoral dissertation. Which describes in detail how to design the structure of wavelet transform VLSI. Verilog hdl design and structure of the assessment
Update : 2025-02-17 Size : 1.65mb Publisher : 黄辉
[Wavelet] liftbd53 DL : 0: db53小波的verilog硬件实现源码-Wavelet db53 Verilog hardware source
Update : 2025-02-17 Size : 1kb Publisher : 吕娴娜
[VHDL-FPGA-Verilog] 53lift DL : 0: 几篇关于5，3小波FPGA硬件实现的文章，很有帮助-5,3 wavelet few on FPGA hardware implementation of the articles, very helpful
Update : 2025-02-17 Size : 1.32mb Publisher : 微微蓝
[VHDL-FPGA-Verilog] DIPC1 DL : 0: 5/3小波变换的vhdl代码实现，可以供参考，-5/3 wavelet transform vhdl code, you can for information,
Update : 2025-02-17 Size : 411kb Publisher : 徐上进
[Wavelet] 1 DL : 0: 一维离散小波变换的VLSI设计很好的学习资料-One-dimensional Discrete Wavelet Transform VLSI design of good learning materials
Update : 2025-02-17 Size : 244kb Publisher : chxinrui
[Software Engineering] fulltext DL : 0: VLSI Implementation of Discrete Wavelet Transform using Systolic Array Architecture
Update : 2025-02-17 Size : 231kb Publisher : shushant
[VHDL-FPGA-Verilog] JPEG2000 DL : 0: 用于JPEG2000的53小波VHDL源码-53 for the JPEG2000 wavelet VHDL source code
Update : 2025-02-17 Size : 1kb Publisher : 闫霜山
[VHDL-FPGA-Verilog] 5_3 DL : 0: 53整数小波滤波，编译已经成功，仿真也已经通过，是网上着的资料-53 integer wavelet filter, has been successfully compiled, the simulation has also been adopted, is online with information
Update : 2025-02-17 Size : 982kb Publisher : teamcen
[VHDL-FPGA-Verilog] DWT-VHDL DL : 0: 小波变换的VHDL代码，内带正变换逆变换的测试文件。-Wavelet transform VHDL code, with a positive transformation within the inverse transform of the test file.
Update : 2025-02-17 Size : 18kb Publisher : Janee
[Special Effects] dwt-wavelet DL : 0: 二维离散小波变换，遥感图像处理，希望能够帮助大家。-Discrete wavelet transform, remote sensing image processing, want to help you.
Update : 2025-02-17 Size : 1kb Publisher : 时间
[Wavelet] begin DL : 0: 9/7提升小波变换中奇偶分裂步、预测步、边界延拓处理和模块测试平台的Verilog代码描述：-9/7 lifting wavelet transform in odd and even split-step, prediction step, boundary extension process and module test platform described in Verilog code:
Update : 2025-02-17 Size : 2kb Publisher : 张龙升
[Wavelet] VerilogHDL DL : 0: 9/7提升小波变换中奇偶分裂步、预测步、边界延拓处理和模块测试平台的Verilog代码描述：-9/7 lifting wavelet transform in odd and even split-step, prediction step, boundary extension process and module test platform described in Verilog code:
Update : 2025-02-17 Size : 3kb Publisher : 张龙升
[VHDL-FPGA-Verilog] Part-1-DWT-haar-using-VHDL DL : 0: Part 1 implementation of Discrete wavelet transform in VHDL language Haar Filter
Update : 2025-02-17 Size : 17kb Publisher : waleed
[VHDL-FPGA-Verilog] Part-2-DWT-haar-using-VHDL DL : 0: Part 2 testbench for Discrete wavelet transfrom implementation in VHDL language Haar Filter
Update : 2025-02-17 Size : 13kb Publisher : waleed
[VHDL-FPGA-Verilog] VLSI-Architectures-for-Discrete-Wavelet-Transform DL : 0: VLSI architecture and VHDL codes for 1D and 2D DWT and IDWT schemes.
Update : 2025-02-17 Size : 952kb Publisher : Sameet A. Khan

« 12 3 »