Search - wavelet transform in vhdl

[Wavelet] compressVLSI

Description: 高速图像压缩编码器的VLSI结构设计研究.kdh 相当有水平的博士论文。里面详细讲到了如何设计小波变换VLSI结构。并对verilog hdl设计结构进行了评估-High-speed image compression encoder the structural design of VLSI Research. Kdh quite the level of doctoral dissertation. Which describes in detail how to design the structure of wavelet transform VLSI. Verilog hdl design and structure of the assessment
Platform: | Size: 1733632 | Author: 黄辉 | Hits:

[VHDL-FPGA-Verilog] DIPC1

Description: 5/3小波变换的vhdl代码实现，可以供参考，-5/3 wavelet transform vhdl code, you can for information,
Platform: | Size: 420864 | Author: 徐上进 | Hits:

[Wavelet] 1

Description: 一维离散小波变换的VLSI设计很好的学习资料-One-dimensional Discrete Wavelet Transform VLSI design of good learning materials
Platform: | Size: 249856 | Author: chxinrui | Hits:

[VHDL-FPGA-Verilog] DWT-VHDL

Description: 小波变换的VHDL代码，内带正变换逆变换的测试文件。-Wavelet transform VHDL code, with a positive transformation within the inverse transform of the test file.
Platform: | Size: 18432 | Author: Janee | Hits:

[VHDL-FPGA-Verilog] LEON2FPGA

Description: 基于LEON2和FPGA的在轨图像小波变换模块设计-FPGA-based LEON2 and wavelet transform in the orbit module design
Platform: | Size: 302080 | Author: 荣超群 | Hits:

[Wavelet] begin

Description: 9/7提升小波变换中奇偶分裂步、预测步、边界延拓处理和模块测试平台的Verilog代码描述：-9/7 lifting wavelet transform in odd and even split-step, prediction step, boundary extension process and module test platform described in Verilog code:
Platform: | Size: 2048 | Author: 张龙升 | Hits:

[Wavelet] VerilogHDL

Description: 9/7提升小波变换中奇偶分裂步、预测步、边界延拓处理和模块测试平台的Verilog代码描述：-9/7 lifting wavelet transform in odd and even split-step, prediction step, boundary extension process and module test platform described in Verilog code:
Platform: | Size: 3072 | Author: 张龙升 | Hits:

Category

Source Code

Web/Internet

Develop Tools

Document

Other

Search in results

OS

Platform

Language

File Type

Search list

[Wavelet] compressVLSI

[VHDL-FPGA-Verilog] DIPC1

[Wavelet] 1

[VHDL-FPGA-Verilog] DWT-VHDL

[VHDL-FPGA-Verilog] LEON2FPGA

[Wavelet] begin

[Wavelet] VerilogHDL

[VHDL-FPGA-Verilog] Part-1-DWT-haar-using-VHDL

[VHDL-FPGA-Verilog] DWT_Final_Delivery

[VHDL-FPGA-Verilog] High-Throughput-DA-Based-DCT-With-High-Accuracy.r

CodeBus www.codebus.net