Welcome！[Sign In] ！[Sign Up]！
Front-page it | Collect it | [中国-简体中文]
FAQ Fav
Location:
Search - wtut_ver

Search list

[Other resource] wtut_ver

Description: ise9.1官方的使用手册中配套用的fpga入门代码
Platform: | Size: 49927 | Author: 曹静华 | Hits:

[Other resource] wtut_ver

Description: verilog HDL语言编写的数字秒表，仿真已经通过，可供参考
Platform: | Size: 26504 | Author: 邢继元 | Hits:

[source in ebook] wtut_ver

Description: ise9.1官方的使用手册中配套用的fpga入门代码-ise9.1 official supporting the use of manual entry code used in FPGA
Platform: | Size: 49152 | Author: 曹静华 | Hits:

[VHDL-FPGA-Verilog] wtut_ver

Description: verilog HDL语言编写的数字秒表，仿真已经通过，可供参考-verilog HDL language digital stopwatch, simulation has already been adopted, for reference
Platform: | Size: 26624 | Author: 邢继元 | Hits:

[VHDL-FPGA-Verilog] wtut_ver

Description: DCM supports two frequency modes for the DLL. By default, the DLL_FREQUENCY_MODE attribute is set to Low and the frequency of the clock signal at the CLKIN input must be in the Low (DLL_CLKIN_MIN_LF to DLL_CLKIN_MAX_LF) frequency range (MHz). See The Programmable Logic Data Book for the current DLL_CLKIN_MIN_LF to DLL_CLKIN_MAX_LF frequency range values. In Low frequency mode, the CLK0, CLK90, CLK180, CLK270, CLK2X, CLKDV, and CLK2X180 outputs are available.
Platform: | Size: 25600 | Author: shad | Hits:

[VHDL-FPGA-Verilog] wtut_ver

Description: Verilog语言开发环境ISE例程，适合于初学者-ISE Verilog language development environment routines, suitable for beginners
Platform: | Size: 399360 | Author: jingyizhou | Hits:

[Internet-Network] wtut_ver

Description: Verilog语言开发环境ISE例程，适合于初学者ISE Verilog language development environment routines, suitable for beginners-For the Verilog language development environment ISE routine suitable for beginners ISE Verilog language development environment routines, suitable for beginners
Platform: | Size: 465920 | Author: 涂海华 | Hits:

[VHDL-FPGA-Verilog] wtut_ver

Description: stopwatch 源代码基于ISE14.2-stopwatch source code is based ISE14.2
Platform: | Size: 1393664 | Author: mayunfeng | Hits:

[VHDL-FPGA-Verilog] wtut_ver.ZIP

Description: 码表程序，完整的verilog工程文件，完整的工程设计流程，包含时序约束，ip核的嵌入，以及DCM模块的使用-Stopwatch program, complete verilog project file, complete engineering design process, including the timing constraints, ip nuclear embedding, as well as the use of DCM module
Platform: | Size: 465920 | Author: luojian | Hits:

CodeBus www.codebus.net