Hot Search : Source embeded web remote control p2p game More...
Location : Home Member center user information
Join us
"CodeBus" is the largest source code store in internet, now total codes/documents: 3000000+, total file size: 5000GB+
Join us
"CodeBus" is the largest source code store in internet, now total codes/documents: 3000000+, total file size: 5000GB+
Free Get Coins
The way to get coins for free is to other members download the you uploaded , and your account will increase coins.
Immediately upload various types of popular source code and related information, the more the better, the greater the chance of being searched! The more you upload files in the morning, the earlier you get coins. The more times you download, the more coins you get.
User information
Username:1****
Email:Hidden
Icq/MSN:qq
Tel:
Homepage:
Introduction:这家伙很懒,什么都没留下!
Last posted
Downloaded : 0
VHDL-FPGA-Verilog】把串行输入转换为并行输出或并行输入转换为串行输出的过程。能将串行接收到的’1’或’0’字符,每8位按顺序(先接收到的处于低位)排列为一个8位宽的字节输出。为保证数据传输中无误,同时发出一位奇校验位。-The serial input into parallel output to serial or parallel input output process. Capable of serial received a 1 or 0 ch
Update : 2025-04-07 | Size : 262144
CodeBus is one of the largest source code repositories on the Internet!
Contact us : 632832888@qq.com
1999-2046 CodeBus All Rights Reserved.