Hot Search : Source embeded web remote control p2p game More...
Location : Home Member center user information
Join us
"CodeBus" is the largest source code store in internet, now total codes/documents: 3000000+, total file size: 5000GB+
Join us
"CodeBus" is the largest source code store in internet, now total codes/documents: 3000000+, total file size: 5000GB+
Free Get Coins
The way to get coins for free is to other members download the you uploaded , and your account will increase coins.
Immediately upload various types of popular source code and related information, the more the better, the greater the chance of being searched! The more you upload files in the morning, the earlier you get coins. The more times you download, the more coins you get.
User information
Username:pa***
Email:Hidden
Icq/MSN:qq
Tel:
Homepage:
Introduction:这家伙很懒,什么都没留下!
Last posted
Downloaded : 0
VHDL-FPGA-Verilog】用VHDL 语言设计数字钟,实现在数码管上显示分钟和秒,并且可以手动调节分钟, 实现分钟的增或者减。该设计包括以下几个部分: (1)分频电路的设计,产生1Hz 的时钟信号,作为秒计时脉冲; (2)手动调节电路,包括“时增”“时减”“分增”“分减”。 (3)时分秒计时电路。 (4)7 段数码管显示电路。 将 SW1 和SW2 初始状态均置为高电平。拨动开关SW1 到低,分钟进行加计数,秒停 止计数,当计数到59 时,从00 开始重新加计数
Update : 2025-01-26 | Size : 495616
CodeBus is the largest source code store in internet!
Contact us : 632832888@qq.com
1999-2046 CodeBus All Rights Reserved.