Hot Search : Source embeded web remote control p2p game More...
Location : Home Member center user information
Join us
"CodeBus" is the largest source code store in internet, now total codes/documents: 3000000+, total file size: 5000GB+
Join us
"CodeBus" is the largest source code store in internet, now total codes/documents: 3000000+, total file size: 5000GB+
Free Get Coins
The way to get coins for free is to other members download the you uploaded , and your account will increase coins.
Immediately upload various types of popular source code and related information, the more the better, the greater the chance of being searched! The more you upload files in the morning, the earlier you get coins. The more times you download, the more coins you get.
User information
Username:于*****
Email:Hidden
Icq/MSN:qq
Tel:
Homepage:
Introduction:这家伙很懒,什么都没留下!
Last posted
Downloaded : 0
VHDL-FPGA-Verilog】PLL是数字锁相环设计源程序, 其中, Fi是输入频率(接收数据), Fo(Q5)是本地输出频率. 目的是从输入数据中提取时钟信号(Q5), 其频率与数据速率一致, 时钟上升沿锁定在数据的上升和下降沿上;顶层文件是PLL.GDF-digital phase-locked loop PLL design source, in which Fi is the input frequency (receive data), Fo (Q5) i
Update : 2025-08-27 | Size : 124928
CodeBus is one of the largest source code repositories on the Internet!
Contact us : 632832888@qq.com
1999-2046 CodeBus All Rights Reserved.