Description: RTL code is based on timer peripheral under APB bus, which mainly includes master logic Verilog of apb_timer and corresponding development documents, including the description of registers, functional characteristics and
Platform: |
Size: 67584 |
Author: megmand |
Hits: