Welcome！[Sign In] ！[Sign Up]！
Front-page it | Collect it | [中国-简体中文]
FAQ Fav
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: sim Download
 Description: Common cyclic code encoder and (7,4) cyclic code decoder. VERILOG HDL preparation used by the hardware verification. Need to use simulation modelsim 5.6
 Downloaders recently: [More information of uploader zlq1860]
 To Search: Verilog verification
  • [crc_verilog] - Cyclic code encoder Verilog realization,
  • [xunhuan] - Implementation cycle of the compiler gen
  • [decode] - VHDL language based on the cycle of the
  • [DW8051(Verilog)] - 51 single-chip IP nuclear source, you ca
  • [RS_Verilog] - FPGA realization of RS code, verilog lan
File list (Check if you may need any files): 
sim
...\bm
...\..\bm.v
...\..\t_bm.v
...\..\vsim.wlf
...\..\work
...\..\....\bm
...\..\....\..\verilog.asm
...\..\....\..\_primary.dat
...\..\....\..\_primary.vhd
...\..\....\t_bm
...\..\....\....\verilog.asm
...\..\....\....\_primary.dat
...\..\....\....\_primary.vhd
...\..\....\_info
...\..\work.cr.mti
...\..\work.mpf
...\ym
...\..\alpha.cr.mti
...\..\alpha.mpf
...\..\transcript
...\..\vsim.wlf
...\..\work
...\..\....\ym
...\..\....\..\verilog.asm
...\..\....\..\_primary.dat
...\..\....\..\_primary.vhd
...\..\....\ym_t
...\..\....\....\verilog.asm
...\..\....\....\_primary.dat
...\..\....\....\_primary.vhd
...\..\....\_info
...\..\work.cr.mti
...\..\work.mpf
...\..\ym.v
...\..\ym_t.v

CodeBus www.codebus.net