Description: Based on the FPGA design, Verilog language into a, SPI universal interface module, the top has been packaged into a FIFO interface similar to that of the standard provide simulation files simulator for modelsim10.0c, wav
Platform: |
Size: 553984 |
Author: Zou Xingyu |
Hits: