Description: Achieved using VHDL and parallel data from the Ethernet to parallel data from the HDLC framing solution to Ethernet frames. Attached detailed code instructions, easy to read. Can be ported to Altera and Xilinx areas such
Platform: |
Size: 11264 |
Author: 卓福洲 |
Hits: