Description: -- This testbench has been automatically generated using types std_logic and -- std_logic_vector for the ports of the unit under test. Xilinx recommends -- that these types always be used for the top-level I/O of a desig
Platform: |
Size: 93658 |
Author: essaidioualid@gmail.com |
Hits: