Description: Written by Verilog in the FPGA implementation sobel algorithm applied to the edge detection of the image, the project file can be opened in the quartus13.1 or later project use ram, fifo, pll three ip kernel, design fold
Platform: |
Size: 10222592 |
Author: 丶大娱乐家 |
Hits: