Description: SPI code written in Verilog, the code is FPGA as the host can send and read data, the upper board verified, when I test the SPI CLK rate is 5M, read and write no problem, stable, as for higher rates have not been tested
Platform: |
Size: 1024 |
Author: 你到底是谁 |
Hits: