Welcome![Sign In][Sign Up]
Location:
SourceCode Embeded-SCM Develop

Embeded-SCM Develop List Page 460

[Embeded Linuxtrees.c

Description: general science code for c and c c
Platform: | Size: 11264 | Author: puvod | Hits:

[VHDL-FPGA-Verilogzutil.h

Description: for everybody to understsn the file
Platform: | Size: 2048 | Author: puvod | Hits:

[ARM-PowerPC-ColdFire-MIPSinffixed.h

Description: this is the svter the distint tome tine
Platform: | Size: 1024 | Author: puvod | Hits:

[DSP programlab4-timer1_LED

Description: The regular use of the timer is necessary for the introduction basis. Development of DSP based on F28335 hardware
Platform: | Size: 452608 | Author: 清澈2018 | Hits:

[VHDL-FPGA-Verilog1.key_led

Description: A simple FPGA program to achieve the simplest LED display function.
Platform: | Size: 15411200 | Author: 天天爱上学 | Hits:

[VHDL-FPGA-Verilog2.key_flash

Description: To achieve the most basic key function of FPGA development board, we can transplant it.
Platform: | Size: 6176768 | Author: 天天爱上学 | Hits:

[VHDL-FPGA-Verilog3.HC595

Description: 74HC595 can turn serial signals into parallel signals, so they are usually used to drive various digital tubes and dot matrix screens.
Platform: | Size: 129024 | Author: 天天爱上学 | Hits:

[SCMC语言超市管理系统

Description: C language programming of supermarket management system.
Platform: | Size: 2048 | Author: 是通信狗啊 | Hits:

[SCMIO

Description: The IO parallel port directly drives the Protues correlation of a single digital tube
Platform: | Size: 12288 | Author: allenniu | Hits:

[VHDL-FPGA-Verilog4.ADC_Ctrl

Description: Analog to digital converter, or A/D converter, or ADC. Analog signals are converted into digital signals.
Platform: | Size: 5527552 | Author: 天天爱上学 | Hits:

[VHDL-FPGA-Verilog5.DAC

Description: A digital to analog converter, or D/A converter, or DAC, is an electronic component that converts digital signals into analog signals.
Platform: | Size: 6842368 | Author: 天天爱上学 | Hits:

[ARM-PowerPC-ColdFire-MIPSTest

Description: The 74LS143 is connected to the STM32F103. PA.0 and PA.1 control the sending and receiving of A and B. PB.0 controls the clock and connects the clock.
Platform: | Size: 8192 | Author: 小白兔呀呀 | Hits:

CodeBus www.codebus.net