Description: A design of digital phase locked loop (PLL) consists of a phase discriminator, a K mode reversible counter, a pulse addition and subtraction counter, a N frequency divider and so on, to lock the phase.
Platform: |
Size: 1024 |
Author: 和风5254 |
Hits: