VHDL-FPGA-Verilog List Page 3213

VHDL-FPGA-Verilog list

Sort by ：

« 1 2 ... .08 .09 .10 .11 .12 3213.14 .15 .16 .17 .18 ... 4311 »

cfft Downloaded：0: The FFT architecture is pipelined on a rank basis each rank has its own butterfly and ranks are isolated from each other using memory interleavers.
Update : 2025-04-21 Size : 207kb Publisher : FPGACore
BasicDES Downloaded：0: The BasicDES Cryptography Core is a small, fast implementation of the DES-56 encryption standard.
Update : 2025-04-21 Size : 26kb Publisher : FPGACore
GUNMAOJI Downloaded：0: PLC
Update : 2025-04-21 Size : 14kb Publisher : lgp
Twister_DDR_SDRAM_Board_Manual Downloaded：0: Twister Board Documentation Schematics, PCB and BOM Rev. B
Update : 2025-04-21 Size : 1.38mb Publisher : SEED
turbocodes_latest.tar Downloaded：0: turbo encode and decoder
Update : 2025-04-21 Size : 82kb Publisher : suresh
t1 Downloaded：0: tourbo encode pdf file we can study derive these folders
Update : 2025-04-21 Size : 124kb Publisher : suresh
arm9_fpga2_verilog Downloaded：0: arm9 FPGA VERILOG code
Update : 2025-04-21 Size : 192kb Publisher : 马骥
EnergyEfficientVLSIArchitectureforLinearTurboEqua Downloaded：0: Energy efficient for turbo encoder decoder
Update : 2025-04-21 Size : 524kb Publisher : suresh
IterativeDecodingofBinary Downloaded：0: In this paper, energy efficient VLSI architectures for linear turbo equalization are studied. Linear turbo equalizers exhibit dramatic bit error rate (BER) improvement over conventional equalizers by enabling a form of j
Update : 2025-04-21 Size : 1.45mb Publisher : suresh
MapAlgorithm Downloaded：0: However, turbo equalizers can be computationally complex and hence require significant power consumption. In this paper, we present an energy-efficient VLSI architecture for such linear turbo equalizers. Key architectura
Update : 2025-04-21 Size : 1.25mb Publisher : suresh
RECURSIVEALGORITHMFOREFFICIENTMAPDECODING Downloaded：0: Early termination enables powering down parts of the soft-input soft-output (SISO) equalizer and decoder thereby saving power.
Update : 2025-04-21 Size : 102kb Publisher : suresh
VerilogLangRefManual Downloaded：0: Simulation results show that energy savings in the range 30–60 and 10–60 are achieved in equalization and decoding, respectively. Furthermore, we present finite precision requirements of the linear turbo equalizer and an
Update : 2025-04-21 Size : 1.22mb Publisher : suresh

« 1 2 ... .08 .09 .10 .11 .12 3213.14 .15 .16 .17 .18 ... 4311 »

Search in result