CodeBus
www.codebus.net
Search
Sign in
Sign up
Hot Search :
Source
embeded
web
remote control
p2p
game
More...
Location :
Home
SourceCode
Embeded-SCM Develop
VHDL-FPGA-Verilog
Main Category
SourceCode
Web Code
Develop Tools
Document
Other resource
Search in result
Search
VHDL-FPGA-Verilog list
Sort by :
«
1
2
...
.45
.46
.47
.48
.49
3750
.51
.52
.53
.54
.55
...
4311
»
jpeg.tar
Downloaded:0
This project features a complete JPEG Hardware Compressor (standard Baseline DCT, JFIF header) with 2:1:1 subsampling, able to compress at a rate of up to 24 images per second (on XC2V1000-4 @ 40 MHz with resolution 352x
Update
: 2025-01-23
Size
: 3.26mb
Publisher
:
Bill Guan
MedFilter_VHDL
Downloaded:0
VHDL implementation using the Matlab function MedFilt1 of 3-order median filter. Sort of no use when the software used to sort the Law, but through a simple comparison of implementation.
Update
: 2025-01-23
Size
: 2kb
Publisher
:
mike.chen
par_fir
Downloaded:0
Pipelined FIR filter structure code
Update
: 2025-01-23
Size
: 1kb
Publisher
:
jiangkun
da_fir
Downloaded:0
8-order FIR filter symmetric coefficient distributed algorithm implementation code
Update
: 2025-01-23
Size
: 1kb
Publisher
:
jiangkun
tlc0820
Downloaded:0
ad tlc0820 based on vhdl
Update
: 2025-01-23
Size
: 1kb
Publisher
:
叶枫
fsm
Downloaded:0
the standard format of Verilog FSM
Update
: 2025-01-23
Size
: 2kb
Publisher
:
cuiyundong
FPGA_7279
Downloaded:0
FPGA-based digital control of the 7279 keyboard-driven, hardware measurement, perfect run
Update
: 2025-01-23
Size
: 3kb
Publisher
:
叶枫
pinlvjin
Downloaded:0
FPGA-based modular design of the frequency meter with graphics files under Quartus
Update
: 2025-01-23
Size
: 2kb
Publisher
:
叶枫
waveformgeneratorincludetestbench
Downloaded:0
Using VHDL language waveform generator (including the test beach)
Update
: 2025-01-23
Size
: 1kb
Publisher
:
钟跃民
DES_IP
Downloaded:0
Effective 3-DES algorithm to improve the implementation of speed, multi-stage pipeline technology, designed a high-speed hardware architecture, making the original 48 clock cycles required to complete the operation, and
Update
: 2025-01-23
Size
: 23kb
Publisher
:
charity
FPGAuartdebug
Downloaded:0
FPGA serial debugger interface, using VHDL language implementation
Update
: 2025-01-23
Size
: 926kb
Publisher
:
charity
Electronic_combination_lock
Downloaded:0
Electronic combination lock
Update
: 2025-01-23
Size
: 467kb
Publisher
:
«
1
2
...
.45
.46
.47
.48
.49
3750
.51
.52
.53
.54
.55
...
4311
»
CodeBus
is the largest source code store in internet!
Contact us :
1999-2046
CodeBus
All Rights Reserved.