Home SourceCode
Embeded-SCM Develop
VHDL-FPGA-Verilog
VHDL-FPGA-Verilog list
Sort by ：
-
VHDL digital clock design process design requirements for the basic requirements: 1,24 hours count display 2, with a school function (hours, minutes) additional requirements: 1, the realization of an alarm clock function
Update : 2025-03-17 Size : 7kb Publisher : 孙超 -
Let us be more understanding of EDA technology in daily life importance.
Update : 2025-03-17 Size : 549kb Publisher : 马剑 -
Its multiplier principle is: the sum of multiplication through each shift principle to achieve, from the lowest bit multiplicand to start, if 1, then the multiplier on the left after the first and add if for 0, the left
Update : 2025-03-17 Size : 134kb Publisher : 张华 -
Using FPGA to achieve DDS signal generator (sine wave 125kHz)
Update : 2025-03-17 Size : 192kb Publisher : 杜海明 -
VHDL-based serial communication based on VHDL Serial Communication
Update : 2025-03-17 Size : 369kb Publisher : 戴明 -
FPGA design USB1.1IP Core, documentation is also inside the
Update : 2025-03-17 Size : 892kb Publisher : why -
This procedure includes: EEPROM of the functional model (eeprom.v), read/write EEPROM acts of verilog HDL modules (eeprom_wr.v), signal generator module (signal.v) and top-level module (top.v), this can have a EEPROM com
Update : 2025-03-17 Size : 107kb Publisher : 周 -
Based on VerilogHDL Practical Guide, a book to introduce easy-to-read
Update : 2025-03-17 Size : 3.37mb Publisher : xiaoxiao -
VHDL syntax support is not the same as the scope, the following procedures for some of the statements may not be able to run on all of the software platform, so the procedure may have to make some changes, at the same ti
Update : 2025-03-17 Size : 1kb Publisher : 夏巍 -
VHDL language to achieve three of the voting machine control circuit, a priority setting features such as autonomous
Update : 2025-03-17 Size : 1kb Publisher : 夏巍 -
quartus rom the use of matlab generated generation. mif or. hex file loading rom Table
Update : 2025-03-17 Size : 805kb Publisher : 王欣欣 -
Quartus joint simulation with MATLAB to generate rom table,
Update : 2025-03-17 Size : 1.18mb Publisher : 王欣欣