Introduction - If you have any usage issues, please Google them yourself
Viterbi decoder, use verilog HDL language.
Packet : 53607892viterbi_decoder_sources_code_verilog.rar filelist
sources_code\system.v
sources_code\clkgen.v
sources_code\chip_core.v
sources_code\controller.v
sources_code\acs4.v
sources_code\acs1.v
sources_code\spu.v
sources_code\viterbidecoder.mpf
sources_code\viterbidecoder.cr.mti
sources_code\work\_info
sources_code\work\acs1\_primary.vhd
sources_code\work\acs1\verilog.asm
sources_code\work\acs1\_primary.dat
sources_code\work\acs4\_primary.vhd
sources_code\work\acs4\verilog.asm
sources_code\work\acs4\_primary.dat
sources_code\work\chip_core\_primary.vhd
sources_code\work\chip_core\verilog.asm
sources_code\work\chip_core\_primary.dat
sources_code\work\clkgen\_primary.vhd
sources_code\work\clkgen\verilog.asm
sources_code\work\clkgen\_primary.dat
sources_code\work\controller\_primary.vhd
sources_code\work\controller\verilog.asm
sources_code\work\controller\_primary.dat
sources_code\work\spu\_primary.vhd
sources_code\work\spu\verilog.asm
sources_code\work\spu\_primary.dat
sources_code\work\system\_primary.vhd
sources_code\work\system\verilog.asm
sources_code\work\system\_primary.dat
sources_code\work\acs1
sources_code\work\acs4
sources_code\work\chip_core
sources_code\work\clkgen
sources_code\work\controller
sources_code\work\spu
sources_code\work\system
sources_code\work
sources_code