Introduction - If you have any usage issues, please Google them yourself
FPGA and SOPC based on the use of VHDL language EDA7 paragraph decoder digital display
Packet : 53607918expt51_decl7s.rar filelist
EXPT51_DECL7S
EXPT51_DECL7S\DECL7S.CDF
EXPT51_DECL7S\DECL7S.PIN
EXPT51_DECL7S\DECL7S.QPF
EXPT51_DECL7S\DECL7S.QSF
EXPT51_DECL7S\DECL7S.QWS
EXPT51_DECL7S\DECL7S.SOF
EXPT51_DECL7S\DECL7S.VHD
EXPT51_DECL7S\DECL7S.asm.rpt
EXPT51_DECL7S\DECL7S.done
EXPT51_DECL7S\DECL7S.fit.eqn
EXPT51_DECL7S\DECL7S.fit.summary
EXPT51_DECL7S\DECL7S.flow.rpt
EXPT51_DECL7S\DECL7S.map.eqn
EXPT51_DECL7S\DECL7S.map.rpt
EXPT51_DECL7S\DECL7S.map.summary
EXPT51_DECL7S\DECL7S.tan.summary
EXPT51_DECL7S\cmp_state.ini