This design realizes a digital clock design based on FPGA, uses the Verilog hardware description language to design the digital circuit, uses the top down method to decompose the circuit system layer by layer, and designs the overall structure of the digital clock, each module and the corresponding specific circuit. Compile and simulate in Quartus II 9 tool software environment. Finally downloaded to the FPGA experimental platform for testing. This digital clock has the functions of display time, calibration time through keys, timing of whole points and so on.

Filename	Size	Update
Clock\A4_Clock_Top.jdi	135	2017-10-13
Clock\A4_Clock_Top.qpf	1283	2017-01-03
Clock\A4_Clock_Top.qsf	5551	2017-10-13
Clock\A4_Clock_Top.qws	4423	2017-10-13
Clock\A4_Clock_Top.tis_db_list.ddb	219	2017-10-13
Clock\A4_Clock_Top.v	3504	2017-03-28
Clock\A4_Clock_Top.v.bak	3469	2016-04-25
Clock\Beep_Module.v	3262	2015-08-31
Clock\Counter_Module.v	10017	2016-04-25
Clock\db\.cmp.kpt	208	2017-03-28
Clock\db\A4_Clock_Top.(0).cnf.cdb	2565	2017-10-13
Clock\db\A4_Clock_Top.(0).cnf.hdb	1415	2017-10-13
Clock\db\A4_Clock_Top.(1).cnf.cdb	7982	2017-10-13
Clock\db\A4_Clock_Top.(1).cnf.hdb	2116	2017-10-13
Clock\db\A4_Clock_Top.(2).cnf.cdb	4523	2017-10-13
Clock\db\A4_Clock_Top.(2).cnf.hdb	1722	2017-10-13
Clock\db\A4_Clock_Top.(3).cnf.cdb	3653	2017-10-13
Clock\db\A4_Clock_Top.(3).cnf.hdb	1519	2017-10-13
Clock\db\A4_Clock_Top.(4).cnf.cdb	3452	2017-10-13
Clock\db\A4_Clock_Top.(4).cnf.hdb	1228	2017-10-13
Clock\db\A4_Clock_Top.ace_cmp.bpm	859	2017-10-13
Clock\db\A4_Clock_Top.ace_cmp.cdb	55498	2017-10-13
Clock\db\A4_Clock_Top.ace_cmp.hdb	18044	2017-10-13
Clock\db\A4_Clock_Top.asm.qmsg	2386	2017-10-13
Clock\db\A4_Clock_Top.asm.rdb	1399	2017-10-13
Clock\db\A4_Clock_Top.asm_labs.ddb	11429	2017-10-13
Clock\db\A4_Clock_Top.cbx.xml	94	2017-10-13
Clock\db\A4_Clock_Top.cmp.bpm	859	2017-10-13
Clock\db\A4_Clock_Top.cmp.cdb	55498	2017-10-13
Clock\db\A4_Clock_Top.cmp.hdb	18044	2017-10-13
Clock\db\A4_Clock_Top.cmp.idb	7334	2017-10-13
Clock\db\A4_Clock_Top.cmp.kpt	207	2017-10-13
Clock\db\A4_Clock_Top.cmp.logdb	18349	2017-10-13
Clock\db\A4_Clock_Top.cmp.rdb	23479	2017-10-13
Clock\db\A4_Clock_Top.cmp_merge.kpt	211	2017-10-13
Clock\db\A4_Clock_Top.cycloneive_io_sim_cache.45um_ff_1200mv_0c_fast.hsd	744891	2017-10-13
Clock\db\A4_Clock_Top.cycloneive_io_sim_cache.45um_ss_1200mv_0c_slow.hsd	744729	2017-10-13
Clock\db\A4_Clock_Top.cycloneive_io_sim_cache.45um_ss_1200mv_85c_slow.hsd	740399	2017-10-13
Clock\db\A4_Clock_Top.db_info	138	2017-10-13
Clock\db\A4_Clock_Top.eco.cdb	162	2017-10-13
Clock\db\A4_Clock_Top.fit.qmsg	14847	2017-10-13
Clock\db\A4_Clock_Top.hier_info	13899	2017-10-13
Clock\db\A4_Clock_Top.hif	748	2017-10-13
Clock\db\A4_Clock_Top.ipinfo	161	2017-10-13
Clock\db\A4_Clock_Top.lpc.html	1198	2017-10-13
Clock\db\A4_Clock_Top.lpc.rdb	507	2017-10-13
Clock\db\A4_Clock_Top.lpc.txt	2150	2017-10-13
Clock\db\A4_Clock_Top.map.bpm	842	2017-10-13
Clock\db\A4_Clock_Top.map.cdb	16577	2017-10-13
Clock\db\A4_Clock_Top.map.hdb	17685	2017-10-13
Clock\db\A4_Clock_Top.map.kpt	3387	2017-10-13
Clock\db\A4_Clock_Top.map.logdb	4	2017-10-13
Clock\db\A4_Clock_Top.map.qmsg	15987	2017-10-13
Clock\db\A4_Clock_Top.map.rdb	1311	2017-10-13
Clock\db\A4_Clock_Top.map_bb.cdb	1233	2017-10-13
Clock\db\A4_Clock_Top.map_bb.hdb	9919	2017-10-13
Clock\db\A4_Clock_Top.map_bb.logdb	4	2017-10-13
Clock\db\A4_Clock_Top.pre_map.cdb	15962	2017-10-13
Clock\db\A4_Clock_Top.pre_map.hdb	15735	2017-10-13
Clock\db\A4_Clock_Top.qns	19	2017-10-13
Clock\db\A4_Clock_Top.root_partition.map.reg_db.cdb	444	2017-10-13
Clock\db\A4_Clock_Top.routing.rdb	6998	2017-10-13
Clock\db\A4_Clock_Top.rtlv.hdb	15556	2017-10-13
Clock\db\A4_Clock_Top.rtlv_sg.cdb	17227	2017-10-13
Clock\db\A4_Clock_Top.rtlv_sg_swap.cdb	1504	2017-10-13
Clock\db\A4_Clock_Top.sas	19	2017-10-13
Clock\db\A4_Clock_Top.sgdiff.cdb	17008	2017-10-13
Clock\db\A4_Clock_Top.sgdiff.hdb	15278	2017-10-13
Clock\db\A4_Clock_Top.sld_design_entry.sci	198	2017-10-13
Clock\db\A4_Clock_Top.sld_design_entry_dsc.sci	198	2017-10-13
Clock\db\A4_Clock_Top.smart_action.txt	6	2017-10-13
Clock\db\A4_Clock_Top.sta.qmsg	15482	2017-10-13
Clock\db\A4_Clock_Top.sta.rdb	21361	2017-10-13
Clock\db\A4_Clock_Top.sta_cmp.8_slow_1200mv_85c.tdb	62825	2017-10-13
Clock\db\A4_Clock_Top.syn_hier_info	0	2017-10-13
Clock\db\A4_Clock_Top.tiscmp.fastest_slow_1200mv_0c.ddb	134203	2017-10-13
Clock\db\A4_Clock_Top.tiscmp.fastest_slow_1200mv_85c.ddb	134015	2017-10-13
Clock\db\A4_Clock_Top.tiscmp.fast_1200mv_0c.ddb	233901	2017-10-13
Clock\db\A4_Clock_Top.tiscmp.slow_1200mv_0c.ddb	235076	2017-10-13
Clock\db\A4_Clock_Top.tiscmp.slow_1200mv_85c.ddb	235062	2017-10-13
Clock\db\A4_Clock_Top.tis_db_list.ddb	233	2017-10-13
Clock\db\A4_Clock_Top.tmw_info	304	2017-10-13
Clock\db\A4_Clock_Top.vpr.ammdb	612	2017-10-13
Clock\db\logic_util_heursitic.dat	20592	2017-10-13
Clock\db\prev_cmp_A4_Clock_Top.qmsg	49230	2017-10-13
Clock\incremental_db\compiled_partitions\A4_Clock_Top.db_info	138	2017-10-13
Clock\incremental_db\compiled_partitions\A4_Clock_Top.root_partition.cmp.ammdb	742	2017-10-13
Clock\incremental_db\compiled_partitions\A4_Clock_Top.root_partition.cmp.cdb	23805	2017-10-13
Clock\incremental_db\compiled_partitions\A4_Clock_Top.root_partition.cmp.dfp	33	2017-10-13
Clock\incremental_db\compiled_partitions\A4_Clock_Top.root_partition.cmp.hdb	17859	2017-10-13
Clock\incremental_db\compiled_partitions\A4_Clock_Top.root_partition.cmp.kpt	203	2017-10-13
Clock\incremental_db\compiled_partitions\A4_Clock_Top.root_partition.cmp.logdb	4	2017-10-13
Clock\incremental_db\compiled_partitions\A4_Clock_Top.root_partition.cmp.rcfdb	27402	2017-10-13
Clock\incremental_db\compiled_partitions\A4_Clock_Top.root_partition.map.cdb	16485	2017-10-13
Clock\incremental_db\compiled_partitions\A4_Clock_Top.root_partition.map.dpi	1116	2017-10-13
Clock\incremental_db\compiled_partitions\A4_Clock_Top.root_partition.map.hbdb.cdb	632	2017-10-13
Clock\incremental_db\compiled_partitions\A4_Clock_Top.root_partition.map.hbdb.hb_info	46	2017-10-13
Clock\incremental_db\compiled_partitions\A4_Clock_Top.root_partition.map.hbdb.hdb	17381	2017-10-13
Clock\incremental_db\compiled_partitions\A4_Clock_Top.root_partition.map.hbdb.sig	32	2017-10-13
Clock\incremental_db\compiled_partitions\A4_Clock_Top.root_partition.map.hdb	18155	2017-10-13

• We are an exchange download platform that only provides communication channels. The downloaded content comes from the internet. Except for download issues, please Google on your own.
• The downloaded content is provided for members to upload. If it unintentionally infringes on your copyright, please contact us.
• Please use Winrar for decompression tools
• If download fail, Try it againg or Feedback to us.
• If downloaded content did not match the introduction, Feedback to us，Confirm and will be refund.
• Before downloading, you can inquire through the uploaded person information

Nothing．