Hot Search : Source embeded web remote control p2p game More...
Location : Home Member center user information
Join us
"CodeBus" is the largest source code store in internet, now total codes/documents: 3000000+, total file size: 5000GB+
Join us
"CodeBus" is the largest source code store in internet, now total codes/documents: 3000000+, total file size: 5000GB+
Free Get Coins
The way to get coins for free is to other members download the you uploaded , and your account will increase coins.
Immediately upload various types of popular source code and related information, the more the better, the greater the chance of being searched! The more you upload files in the morning, the earlier you get coins. The more times you download, the more coins you get.
User information
Username:威*****
Email:Hidden
Icq/MSN:qq
Tel:
Homepage:
Introduction:这家伙很懒,什么都没留下!
Last posted
Downloaded : 0
VHDL-FPGA-Verilog】本设计实现了一种基于FPGA的数字时钟设计,应用Verilog硬件描述语言进行数字电路设计,采用自顶向下的方法将电路系统逐层分解细化,设计数字时钟总体结构、各模块及相应具体电路。在Quartus II 9.0工具软件环境下编译、仿真。最后下载到FPGA实验平台进行测试。本数字时钟具有显示时间、通过按键校准时间、整点报时等功能。(This design realizes a digital clock design based on FP
Update : 2025-09-23 | Size : 3836928
CodeBus is one of the largest source code repositories on the Internet!
Contact us : 632832888@qq.com
1999-2046 CodeBus All Rights Reserved.