Introduction - If you have any usage issues, please Google them yourself
Packet : 33753156xilinx_1.rar filelist
Xilinx_1
Xilinx_1\Example-3-1
Xilinx_1\Example-3-1\pn_gen_ver_211
Xilinx_1\Example-3-1\pn_gen_ver_211\_ngo
Xilinx_1\Example-3-1\Source
Xilinx_1\Example-3-11
Xilinx_1\Example-3-11\Source
Xilinx_1\Example-3-6
Xilinx_1\Example-3-6\Source
Xilinx_1\Example-3-7
Xilinx_1\Example-3-7\Source
Xilinx_1\Example-3-8
Xilinx_1\Example-3-8\Source
Xilinx_1\Example-3-9
Xilinx_1\Example-3-9\Source
Xilinx_1\Example-3-1\pn_gen_ver_211\automake.log
Xilinx_1\Example-3-1\pn_gen_ver_211\iq_pn_gen.bld
Xilinx_1\Example-3-1\pn_gen_ver_211\iq_pn_gen.jhd
Xilinx_1\Example-3-1\pn_gen_ver_211\iq_pn_gen.mrp
Xilinx_1\Example-3-1\pn_gen_ver_211\iq_pn_gen.nc1
Xilinx_1\Example-3-1\pn_gen_ver_211\iq_pn_gen.ngc
Xilinx_1\Example-3-1\pn_gen_ver_211\iq_pn_gen.ngd
Xilinx_1\Example-3-1\pn_gen_ver_211\iq_pn_gen.ngm
Xilinx_1\Example-3-1\pn_gen_ver_211\iq_pn_gen.pcf
Xilinx_1\Example-3-1\pn_gen_ver_211\iq_pn_gen.prj
Xilinx_1\Example-3-1\pn_gen_ver_211\iq_pn_gen.syr
Xilinx_1\Example-3-1\pn_gen_ver_211\iq_pn_gen.v
Xilinx_1\Example-3-1\pn_gen_ver_211\iq_pn_gen.xst
Xilinx_1\Example-3-1\pn_gen_ver_211\iq_pn_gen._prj
Xilinx_1\Example-3-1\pn_gen_ver_211\iq_pn_gen_map.ncd
Xilinx_1\Example-3-1\pn_gen_ver_211\iq_pn_gen_ngdbuild.nav
Xilinx_1\Example-3-1\pn_gen_ver_211\pni_gold.dat
Xilinx_1\Example-3-1\pn_gen_ver_211\pni_testout.dat
Xilinx_1\Example-3-1\pn_gen_ver_211\pnq_gold.dat
Xilinx_1\Example-3-1\pn_gen_ver_211\pnq_testout.dat
Xilinx_1\Example-3-1\pn_gen_ver_211\pn_gen_srl_test.jhd
Xilinx_1\Example-3-1\pn_gen_ver_211\pn_gen_srl_test.tf
Xilinx_1\Example-3-1\pn_gen_ver_211\pn_gen_ver_211.jid
Xilinx_1\Example-3-1\pn_gen_ver_211\pn_gen_ver_211.npl
Xilinx_1\Example-3-1\pn_gen_ver_211\pn_gen_ver_211.ptf
Xilinx_1\Example-3-1\pn_gen_ver_211\readme
Xilinx_1\Example-3-1\pn_gen_ver_211\_map.log
Xilinx_1\Example-3-1\pn_gen_ver_211\_map.rsp
Xilinx_1\Example-3-1\pn_gen_ver_211\_ngdTOnc1_exewrap.rsp
Xilinx_1\Example-3-1\pn_gen_ver_211\_ngo\netlist.lst
Xilinx_1\Example-3-1\pn_gen_ver_211\__ednTOngd_exewrap.rsp
Xilinx_1\Example-3-1\pn_gen_ver_211\__iq_pn_gen_2prj_exewrap.rsp
Xilinx_1\Example-3-1\pn_gen_ver_211\__launchTA.tcl
Xilinx_1\Example-3-1\pn_gen_ver_211\__ngdbuild.rsp
Xilinx_1\Example-3-1\pn_gen_ver_211\__projnav.log
Xilinx_1\Example-3-1\Source\iq_pn_gen.v
Xilinx_1\Example-3-1\Source\pn_gen_srl_test.v
Xilinx_1\Example-3-1\示例说明.doc
Xilinx_1\Example-3-11\Source\beh_sram.v
Xilinx_1\Example-3-11\Source\gold_sim.do
Xilinx_1\Example-3-11\Source\sec_sim.do
Xilinx_1\Example-3-11\Source\sm.v
Xilinx_1\Example-3-11\Source\sm_seq.v
Xilinx_1\Example-3-11\Source\test_sm.v
Xilinx_1\Example-3-11\示例说明.doc
Xilinx_1\Example-3-6\Source\and2.v
Xilinx_1\Example-3-6\Source\cache.v
Xilinx_1\Example-3-6\Source\gates.v
Xilinx_1\Example-3-6\Source\memory.v
Xilinx_1\Example-3-6\Source\proc.v
Xilinx_1\Example-3-6\Source\run.do
Xilinx_1\Example-3-6\Source\set.v
Xilinx_1\Example-3-6\Source\top.v
Xilinx_1\Example-3-6\Source\vsim.wlf
Xilinx_1\Example-3-6\Source\wave.do
Xilinx_1\Example-3-6\示例说明.doc
Xilinx_1\Example-3-7\Source\dp_syn_ram.v
Xilinx_1\Example-3-7\Source\Makefile
Xilinx_1\Example-3-7\Source\ram_tb.v
Xilinx_1\Example-3-7\Source\sp_syn_ram.v
Xilinx_1\Example-3-7\示例说明.doc
Xilinx_1\Example-3-8\Source\and2.v
Xilinx_1\Example-3-8\Source\cache.v
Xilinx_1\Example-3-8\Source\gates.v
Xilinx_1\Example-3-8\Source\memory.v
Xilinx_1\Example-3-8\Source\proc.v
Xilinx_1\Example-3-8\Source\run.do
Xilinx_1\Example-3-8\Source\set.v
Xilinx_1\Example-3-8\Source\top.v
Xilinx_1\Example-3-8\示例说明.doc
Xilinx_1\Example-3-9\Source\cntr_rtl.v
Xilinx_1\Example-3-9\Source\cntr_struct.v
Xilinx_1\Example-3-9\Source\stimulus.do
Xilinx_1\Example-3-9\示例说明.doc