Description: CPLD procedures, dividers
- [hjsVerilog] - example. The initial application. Includ
- [EPM7064] - just learning CPLD absolutely useful, Th
- [FPGA.CPLD] - fpga cpld common module design, includin
- [COUNTER] - External input of high-frequency pulse s
File list (Check if you may need any files):