Description: Written by veriolg digital clock experiments with fixed time, to determine leap year, date display, download platform spantan3s400. Have a detailed annotation. Suitable for learning Verilog
To Search:
- [edaTimer] - digital clock is the main function Minut
- [NumClock] - based Altera FPGA series (Cyclone EP1C3T
- [111SPRINT] - SPRINT algorithm for continuous attribut
- [jlpk] - This is a game of cards. 1. Grasping wit
- [clock] - Written using Verilog HDL Digital Clock,
- [hdl] - VHDL Verilog and SystemVerilog for detai
- [HC164] - The HC164 driver with verilog is used fo
- [leapyear] - This procedure using HDL language to ach
- [runnianpanding] - Digital Automatic electronic calendar to
- [digital_clock] - digital_clock.It can show the year,month
File list (Check if you may need any files):