Description: Altera Corporation NIOS2SOPC platform USB using the test procedure. Quartus2 software version 5.0NIOS2IDE software version 5.0 hardware platform according to software requirements to build in Quartus2 software.
- [USBenumeration.Rar] - Altera NIOS processor experiments, progr
- [uart_core] - RS232 UART IPCORE for sopc builder
- [pwm_source] - Altera PWM circuit Altera This is a PWM
- [DSPdesignflow] - altera DSP design flow briefed on the de
- [UART_source] - VHDL source files prepared by the UART,
- [USB_test] - NIOS II with the USB interface procedure
- [RiBM] - c-compile-way RS-encoded c-compile-way R
- [DCT] - altera fpga verilog design table DCT-bas
File list (Check if you may need any files):