Description: Greedy algorithm used to find the best matching switch port, the efficiency is relatively high, delay jitter is also relatively small
To Search:
- [SDIwCaret] - switches simulation program s witches Si
- [luojifenxiyi] - Logic Analyzer PC sent to the MCU orders
- [ga] - The use of genetic algorithm for packet
- [Matlab_2_1] - matlab handouts do not say more, open so
- [hibernat] - hibernat reference manual, the official
- [bv] - With BV algorithm can realize high-throu
- [gscan] - A multi-threaded scanner. Very slow, pra
File list (Check if you may need any files):