Description: Odd-numbered sub-band and octave, simply modify the parameters can be achieved relatively rare sub-base frequency and frequency-doubling
To Search:
- [flashinterfacecontrols_verilog] - flash interface controller VHDL and Veri
- [beipin_quartII] - the CPLD or FPGA to achieve a very pract
- [ad9851-1] - Dds generator ad9851vhdl classic paralle
- [verilog_example] - This document contains a number of Veril
- [Intel_Flash] - intel flash controller VHDL source code
- [work] - Using verilog to realize the reverse des
- [3_Freq] - 3 octave practical VHDL realize stable a
- [altclklock] - How to clock multiplier or divider, as w
- [pll] - pll clock in the FPGA to achieve the sou
- [division5] - 5 times the frequency of the VHDL code,
File list (Check if you may need any files):
Download