- Category:
- USB develop
- Tags:
-
[PDF]
- File Size:
- 133.65kb
- Update:
- 2008-10-13
- Downloads:
- 0 Times
- Uploaded by:
Description: FIFO part of Verilog code, I will continue the rest of the upload,
- [fifo] - High-speed FIFO, verilog design. Speed u
- [modbustest] - mobus for industrial common communicatio
- [68013FIFOIN] - Verilog HDL prepared CY7C68013 SLAVE FIF
- [usb] - Test procedures for the use of 68,013, i
- [asyn_fifo] - asynchronous fifo prepared Verilog sourc
File list (Check if you may need any files):