Description: Verilog HDL prepared CY7C68013 SLAVE FIFO interface program, the actual test can be used. Keep pace with the digital machine can be directly connected to transmit data.
- [68013UsbUserGuide] - details for the use of Cypress Cypress h
- [CYPRESS_68013] - procedures against mcu : cypress 68013,
- [EZ-USBFX2Console] - FX2 CY7C68013 console-optimized procedur
- [FT245_R_W] - USB chip FT245BM read and write code, te
- [fifov1] - FIFO (FIFO queue) is usually used for da
- [APP] - Examples of source CYpress 7c68013 Oscil
- [CY7C68013A] - USB interface circuit. Master chip for:
- [FIFO] - Asynchronous FIFO verilog realize realiz
- [Slave_FIFO_ep2out_16bit] - Keil C language using the EZ-USB CyC7680
- [usbin_v1.7] - For the CY7C68013 and FPGA communication
File list (Check if you may need any files):