rake_mrc RAKE receiver to achieve the maximal rati - CodeBus

Welcome！[Sign In] ！[Sign Up]！

Front-page it | Collect it | [中国-简体中文]

FAQ Fav

Location:

Title: rake_mrc

Category:
VHDL-FPGA-Verilog
Tags:
[VHDL] [源码]
File Size:
2.41kb
Update:
2008-10-13
Downloads:
1 Times
Uploaded by:
zijing518

Description: RAKE receiver to achieve the maximal ratio combining criteria, enter the 16-bit wide.

Downloaders recently: [More information of uploader zijing518]

To Search: mrc veril rake_cmu receiver rake_cmu RAKE rake receiver vhdl rake vhdl

[rake] - rake in Matlab procedures, the classic r
[Alamoutiwork] - Procedure main function is to do a certa
[hdl] - VHDL Verilog and SystemVerilog for detai
[RakereceiverforCDMA] - The document for the rake receiver to se
[12-6] - Compared to the majority merger, the com
[Mandelbrot3D] - Fractal Graphics, 3D realization of the
[tingchechang] - Simulation of car parks in order to stac
[syn_frame] - Frame Synchronization Verilog HDL source
[combining-techniques] - Maximal-ratio combining with the merger,
[FPGA3.~(6).SchDoc.Zip] - A demodulator for digital applications,

File list (Check if you may need any files):

CodeBus www.codebus.net

“CodeBus” is the largest source code store in internet!

1999-2018 CodeBus All Rights Reserved.