Description: The design is an eight dividend divided by the divisor of four, to be not more than 4 business integer divider. Dividend, divisor, and remainder are unsigned integers.
To Search:
- [CPU_use] - use VHDL to prepare a simple eight pipel
- [div2] - 32 divider dividend and divisor are 16-b
- [divide] - Divider design used in this paper, the p
- [alu] - 4 alu, including computing functionality
- [VHDLsiweichufaqi] - This is a MAX PULL produced using VHDL d
- [HG_chufaqi_clajiafaqi] - VHDL-based-16 bit unsigned divider, CLA
- [liushuixianCPU] - VHDL design of pipelined CPU based on Qu
File list (Check if you may need any files):
dividend4
.........\altfp_div0.bsf
.........\altfp_div0.cmp
.........\altfp_div0.vhd
.........\db
.........\..\add_sub_5kh.tdf
.........\..\add_sub_a9h.tdf
.........\..\dividend4.asm.qmsg
.........\..\dividend4.cbx.xml
.........\..\dividend4.cmp.cdb
.........\..\dividend4.cmp.hdb
.........\..\dividend4.cmp.logdb
.........\..\dividend4.cmp.rdb
.........\..\dividend4.cmp.tdb
.........\..\dividend4.cmp0.ddb
.........\..\dividend4.dbp
.........\..\dividend4.db_info
.........\..\dividend4.eco.cdb
.........\..\dividend4.fit.qmsg
.........\..\dividend4.hier_info
.........\..\dividend4.hif
.........\..\dividend4.map.cdb
.........\..\dividend4.map.hdb
.........\..\dividend4.map.logdb
.........\..\dividend4.map.qmsg
.........\..\dividend4.pre_map.cdb
.........\..\dividend4.pre_map.hdb
.........\..\dividend4.psp
.........\..\dividend4.pss
.........\..\dividend4.rtlv.hdb
.........\..\dividend4.rtlv_sg.cdb
.........\..\dividend4.rtlv_sg_swap.cdb
.........\..\dividend4.sgdiff.cdb
.........\..\dividend4.sgdiff.hdb
.........\..\dividend4.sim.cvwf
.........\..\dividend4.sld_design_entry.sci
.........\..\dividend4.sld_design_entry_dsc.sci
.........\..\dividend4.syn_hier_info
.........\..\dividend4.tan.qmsg
.........\..\dividend4.tis_db_list.ddb
.........\..\prev_cmp_dividend4.asm.qmsg
.........\..\prev_cmp_dividend4.fit.qmsg
.........\..\prev_cmp_dividend4.map.qmsg
.........\..\prev_cmp_dividend4.qmsg
.........\..\prev_cmp_dividend4.sim.qmsg
.........\..\prev_cmp_dividend4.tan.qmsg
.........\..\wed.wsf
.........\diag_c.vhd
.........\dividend4.asm.rpt
.........\dividend4.done
.........\dividend4.fit.rpt
.........\dividend4.fit.summary
.........\dividend4.flow.rpt
.........\dividend4.map.rpt
.........\dividend4.map.summary
.........\dividend4.pin
.........\dividend4.pof
.........\dividend4.qpf
.........\dividend4.qsf
.........\dividend4.qws
.........\dividend4.sim.rpt
.........\dividend4.tan.rpt
.........\dividend4.tan.summary
.........\dividend4.vhd
.........\dividend4.vwf
.........\dividend4_assignment_defaults.qdf
.........\dividend4_hw.tcl
.........\get_res.vhd
.........\load_n.vhd
.........\shift.vhd
.........\srg4.vhd
.........\state_graph.vhd
.........\sub_5.vhd
.........\除法器的原理及设计方法.docx
Download