run_watch To provide a digital stopwatch the EDA d

Title: run_watch

Category:
VHDL-FPGA-Verilog
Tags:
File Size:
60kb
Update:
2012-11-26
Downloads:
0 Times
Uploaded by:
jinzhaotongxin

Description: To provide a digital stopwatch the EDA design example, it is within the VHDL source code, and run the simulation of Fig.

Downloaders recently: [More information of uploader jinzhaotongxin]

To Search:

[byvhdstopwatchl] - 1. High-precision digital stopwatch (0.0
[shuzimiaobiao] - VHDL design of digital stopwatch, accura
[miaobiao] - Environment based on VHDL design source
[digitalStopwatch] - The digital stopwatch s design, designs

File list (Check if you may need any files):

run_watch
.........\LIB.DLS
.........\run_watch.acf
.........\run_watch.fit
.........\run_watch.hif
.........\run_watch.mmf
.........\run_watch.ndb
.........\run_watch.pin
.........\run_watch.pof
.........\run_watch.rpt
.........\run_watch.scf
.........\run_watch.snf
.........\RUN_WATCH.sym
.........\run_watch.vhd
.........\U3951971.DLS
.........\U4551532.DLS
.........\U7958540.DLS
.........\watch.acf

Main Category

SourceCode

Web Code

Develop Tools

Document

Other resource

Category

About site

CodeBus www.codebus.net