Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: SHUZIMIAOBIAO Download
 Description: Stopwatch logical structure is relatively simple, it mainly shows decoder, prescaler, decimal counter, alarm and six counter-band components. Throughout the stopwatch the most critical is how to get an accurate pulse 100Hz time, in addition, a whole also need a stopwatch start signal and a zero signal, in order to be able to start and stop at any time. Stopwatch six output shows that were hundredth of a second, one-tenth of seconds, seconds, 10 seconds, hours, very, so a total of six counters corresponding, 6 all counter-wide code for BCD output, making it easier for At the same time show decoder connections. When the time up to 60 minutes later, the buzzer sound of ringing 10.
 Downloaders recently: [More information of uploader zhushuhong121]
 To Search: shuzimiaobiao
  • [dianziqin] - Organ, 8255 and 8253 have music, can pla
  • [time] - VHDL language stopwatch program includes
  • [weijiyuanli] - Compilation of procedures, including: tr
File list (Check if you may need any files):
数字秒表.doc
    

CodeBus www.codebus.net