Description: The document is based on the Verilog test QUARTUS2_6.0 routines, including an engineering source code, for beginners is the best routine! It is, I spent more than a year after self-written routines in order to beginners entry, which accompanied by many diagrams, very detailed!
- [VHDLGuide.Rar] - VHDL language programming software for l
- [divider.Rar] - by using Hardware Description Language (
- [Verilog-HDL] - the CD-ROM include Verilog-HDL Practice
- [mt48lc8m16a2] - sdram behavioral simulation module can s
- [FIFO] - Asynchronous FIFO controller Verilog Des
- [exp1] - FPGA-based A/D conversion can be used qu
- [CPLD_Design_50] - 50 cases of practical CPLD design, very
File list (Check if you may need any files):
基于Quartus2的Verilog实例详解
.............................\src
.............................\...\add
.............................\...\...\add.asm.rpt
.............................\...\...\add.bdf
.............................\...\...\add.cdf
.............................\...\...\add.done
.............................\...\...\add.fit.rpt
.............................\...\...\add.fit.smsg
.............................\...\...\add.fit.summary
.............................\...\...\add.flow.rpt
.............................\...\...\add.map.rpt
.............................\...\...\add.map.summary
.............................\...\...\add.pin
.............................\...\...\add.pof
.............................\...\...\add.qpf
.............................\...\...\add.qsf
.............................\...\...\add.qws
.............................\...\...\add.sim.rpt
.............................\...\...\add.sof
.............................\...\...\add.tan.rpt
.............................\...\...\add.tan.summary
.............................\...\...\add.vwf
.............................\...\...\add_assignment_defaults.qdf
.............................\...\...\db
.............................\...\...\..\add.asm.qmsg
.............................\...\...\..\add.cbx.xml
.............................\...\...\..\add.cmp.cdb
.............................\...\...\..\add.cmp.hdb
.............................\...\...\..\add.cmp.kpt
.............................\...\...\..\add.cmp.logdb
.............................\...\...\..\add.cmp.rdb
.............................\...\...\..\add.cmp.tdb
.............................\...\...\..\add.cmp0.ddb
.............................\...\...\..\add.dbp
.............................\...\...\..\add.db_info
.............................\...\...\..\add.eco.cdb
.............................\...\...\..\add.eds_overflow
.............................\...\...\..\add.fit.qmsg
.............................\...\...\..\add.hier_info
.............................\...\...\..\add.hif
.............................\...\...\..\add.map.cdb
.............................\...\...\..\add.map.hdb
.............................\...\...\..\add.map.logdb
.............................\...\...\..\add.map.qmsg
.............................\...\...\..\add.pre_map.cdb
.............................\...\...\..\add.pre_map.hdb
.............................\...\...\..\add.psp
.............................\...\...\..\add.pss
.............................\...\...\..\add.rtlv.hdb
.............................\...\...\..\add.rtlv_sg.cdb
.............................\...\...\..\add.rtlv_sg_swap.cdb
.............................\...\...\..\add.sgdiff.cdb
.............................\...\...\..\add.sgdiff.hdb
.............................\...\...\..\add.signalprobe.cdb
.............................\...\...\..\add.sim.hdb
.............................\...\...\..\add.sim.qmsg
.............................\...\...\..\add.sim.rdb
.............................\...\...\..\add.sim.vwf
.............................\...\...\..\add.sld_design_entry.sci
.............................\...\...\..\add.sld_design_entry_dsc.sci
.............................\...\...\..\add.syn_hier_info
.............................\...\...\..\add.tan.qmsg
.............................\...\...\..\wed.zsf
.............................\...\freqency
.............................\...\........\ceping.bsf
.............................\...\........\ceping.v
.............................\...\........\db
.............................\...\........\..\plvji.asm.qmsg
.............................\...\........\..\plvji.cbx.xml
.............................\...\........\..\plvji.cmp.cdb
.............................\...\........\..\plvji.cmp.hdb
.............................\...\........\..\plvji.cmp.kpt
.............................\...\........\..\plvji.cmp.logdb
.............................\...\........\..\plvji.cmp.rdb
.............................\...\........\..\plvji.cmp.tdb
.............................\...\........\..\plvji.cmp0.ddb
.............................\...\...
Download