Welcome！[Sign In] ！[Sign Up]！
Front-page it | Collect it | [中国-简体中文]
FAQ Fav
Location:
Downloads SourceCode Communication-Mobile USB develop
Title: USBipcore Download
 Description: usb1.1 ip nuclear, prepared using the Verilog
 Downloaders recently: [More information of uploader oakay]
 To Search: USBIP Co usb1.1 usb1.1 vhdl usb ip Core
  • [USB1.1IP-CORE-VHDL] - Sample program for USB1.1 IP core design
  • [ev-usbSIE] - ev-usbSIE VHDL procedures prepared by th
  • [my_ip_core] - in quartusII verilog using their own lan
  • [usb1.1] - USB 1.1 in Verilog code, has passed thro
  • [USB_Video] - program for USB camera，capture video。。。
  • [IPcore] - A very useful IP core resources, which i
  • [USB2.0IP(RTL)] - USB2.0 IP,Verilog HDL
File list (Check if you may need any files): 
USB1.1的设备控制器IP核，是用Verilog硬件描述语言写的
...................................................\usb1.1的设备控制器IP核
...................................................\......................\usb1.1
...................................................\......................\......\generic_fifos
...................................................\......................\......\.............\generic_fifos
...................................................\......................\......\.............\.............\generic_fifos
...................................................\......................\......\.............\.............\.............\bench
...................................................\......................\......\.............\.............\.............\.....\CVS
...................................................\......................\......\.............\.............\.............\.....\...\Entries
...................................................\......................\......\.............\.............\.............\.....\...\Repository
...................................................\......................\......\.............\.............\.............\.....\...\Root
...................................................\......................\......\.............\.............\.............\.....\verilog
...................................................\......................\......\.............\.............\.............\.....\.......\CVS
...................................................\......................\......\.............\.............\.............\.....\.......\...\Entries
...................................................\......................\......\.............\.............\.............\.....\.......\...\Repository
...................................................\......................\......\.............\.............\.............\.....\.......\...\Root
...................................................\......................\......\.............\.............\.............\.....\.......\test_bench_top.v
...................................................\......................\......\.............\.............\.............\CVS
...................................................\......................\......\.............\.............\.............\...\Entries
...................................................\......................\......\.............\.............\.............\...\Repository
...................................................\......................\......\.............\.............\.............\...\Root
...................................................\......................\......\.............\.............\.............\doc
...................................................\......................\......\.............\.............\.............\...\CVS
...................................................\......................\......\.............\.............\.............\...\...\Entries
...................................................\......................\......\.............\.............\.............\...\...\Repository
...................................................\......................\......\.............\.............\.............\...\...\Root
...................................................\......................\......\.............\.............\.............\...\README.txt
...................................................\......................\......\.............\.............\.............\rtl
...................................................\......................\......\.............\.............\.............\...\CVS
...................................................\......................\......\.............\.............\.............\...\...\Entries
...................................................\......................\......\.............\.............\.............\...\...\Repository
...................................................\......................\......\..

CodeBus www.codebus.net