Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: BFL_Encode Download
 Description: The width of the parallel-bit width input data by BiΦ-L code (Manchester code) way encoded serial output, the output data width (2* width), BiΦ-L code is a PCM code, commonly used Has PCM encoding: NRZ-L, BiΦ-L and three BiΦ-M
 Downloaders recently: [More information of uploader buaaheminghui]
  • [Manchester] - Based on FPGA/CPLD, using VHDL language
  • [MotorRecorder] - State car logger, use the MCU and CPLD d
  • [rpm] - This code is using for rpm measurement.
  • [xapp339] - it is NRZ 2 Manchester encoder
  • [nrzi] - NRZ inverted encoder & decoder for Quart
  • [hdbn_latest.tar] - This “core” is actually two cores – an H
File list (Check if you may need any files):
BFL_Encode.vhd
    

CodeBus www.codebus.net