Welcome！[Sign In] ！[Sign Up]！
Front-page it | Collect it | [中国-简体中文]
FAQ Fav
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: digital_watch_FPGA Download
 Description: it is a verilog code written for digital watch in modelsim simulator and it will synthesize in xinlix ise 8.2i.i have tested it om my kit.[i mae my own kit for spartan2 device]
 Downloaders recently: [More information of uploader the_0_two_00]
 To Search: verilog
File list (Check if you may need any files): 
rtl
...\cnter_enb_ovf.v
...\digital_watch_core.v

CodeBus www.codebus.net