traffic_controller it is a verilog code written fo

Title: traffic_controller

Category:
VHDL-FPGA-Verilog
Tags:
[ASM] [源码]
File Size:
34kb
Update:
2012-11-26
Downloads:
0 Times
Uploaded by:
the_0_two_00

Description: it is a verilog code written for traffic light controller will synthesize in xinlix ise 8.2i.i have tested it om my kit.[i mae my own kit for spartan2 device].it is a state machine based code.

Downloaders recently: [More information of uploader the_0_two_00]

To Search: verilog Traffic light ise traffic light controller verilog code traffic light traffic light verilog Traffic Light Controller Verilog machine

[Advancedverilogtechniquesworkshop] - Advanced Verilog techniques workshop, yo
[codeofvhdl2006] - [ Classics design ] the VHDL source cod
[traffic_control] - design a crossroads for the traffic sign
[Verilogtrafficcontrol] - This is a Verilog prepared using a traff
[amba3core] - amba3 sva fully validate the code, and t
[traffic] - Verilog HDL language designed traffic li
[elevator] - This is a small curriculum design, on th

File list (Check if you may need any files):

traffic_controller
..................\bench
..................\.....\tb_traffic_controller.v
..................\doc
..................\rtl
..................\...\cnter_enb_ovf.v
..................\...\traffic_controller.v
..................\...\traffic_sm.v
..................\sim
..................\...\History
..................\...\traffic_controller.cr.mti
..................\...\traffic_controller.mpf
..................\...\vsim.wlf
..................\...\wave.do
..................\...\work
..................\...\....\cnter_enb_ovf
..................\...\....\.............\verilog.asm
..................\...\....\.............\_primary.dat
..................\...\....\.............\_primary.vhd
..................\...\....\tb_traffic_controller
..................\...\....\.....................\fast.asm
..................\...\....\.....................\verilog.asm
..................\...\....\.....................\_primary.dat
..................\...\....\.....................\_primary.vhd
..................\...\....\traffic_controller
..................\...\....\..................\verilog.asm
..................\...\....\..................\_primary.dat
..................\...\....\..................\_primary.vhd
..................\...\....\traffic_sm
..................\...\....\..........\verilog.asm
..................\...\....\..........\_primary.dat
..................\...\....\..........\_primary.vhd
..................\...\....\_info

Main Category

SourceCode

Web Code

Develop Tools

Document

Other resource

Category

About site

CodeBus www.codebus.net