Welcome！[Sign In] ！[Sign Up]！
Front-page it | Collect it | [中国-简体中文]
FAQ Fav
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: RSencode Download
 Description: FPGA implementation RS codecs
 Downloaders recently: [More information of uploader yangyukun007]
 To Search:
  • [rssource2] - RS (n, k) codec procedures, their slight
  • [Viterbi_v] - Viterbi Algorithm Verilog source code.
  • [RS] - RS gives the principle of encoding and d
  • [RS] - matlab in Communication Theory in the ap
  • [rs-codec-8-16] - Verilog source code for RS[255,223] enco
  • [viterbi] - viterbi encoder and decoder modeling ver
File list (Check if you may need any files): 
FilenameSizeDate
RSencode
........\cycle.v
........\decoder1.v
........\decoder2.v
........\mult.v
........\mult4x4.v
........\RS(108）encode.v

CodeBus www.codebus.net