Welcome！[Sign In] ！[Sign Up]！
Front-page it | Collect it | [中国-简体中文]
FAQ Fav
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: alarm-clock Download
 Description: VHDL-based digital alarm clock design. Can achieve a time, alarm clock, adjust time function. FPGA implementation can be on.
 Downloaders recently: [More information of uploader yinshtony]
 To Search: alarm alarm clock vhdl time adjustment vhdl
  • [shuzilaozhong] - digital alarm clock, including the follo
  • [clock] - Digital Clock in VHDL source code, enabl
  • [digitalclockbasedoFPGA] - Has the time display and settings, stopw
  • [alarm_system] - Electronic alarm: FPGA-based electronic
  • [vhdl] - VHDL-based digital clock 24 system, with
  • [clock] - err
  • [clock] - VHDL realization of the digital alarm cl
  • [shuzinaozhong] - A digital clock vhdl code! Divided into
  • [Xilinx_DCM] - Xilinx dcm digital clock manager
  • [exam3] - Sparten 3E fpga of the board of a multi-
File list (Check if you may need any files): 
闹钟程序.txt

CodeBus www.codebus.net