FREQSYN The use of Verilog language use SPI bus fr

Title: FREQSYN

Category:
Embeded-SCM Develop
Tags:
[VHDL] [源码]
File Size:
1kb
Update:
2012-11-26
Downloads:
0 Times
Uploaded by:
vozhj

Description: The use of Verilog language use SPI bus frequency settings LM2346, can be by setting up its R register set of its output frequency (to be matched by corresponding RF circuitry).

Downloaders recently: [More information of uploader vozhj]

To Search: spi VHDL

[AD7865test1] - err
[scaler] - VHDL description of a simple image to na
[43680540SPI_Core] - Verilog for SPI Core source code

File list (Check if you may need any files):

FREQSYN.v

Sign UP
Help
Support

What's CodeBus
SiteMap
Contact us

Main Category

SourceCode

Web Code

Develop Tools

Document

Other resource

Category

ARM-PowerPC-ColdFire-MIPS

Embeded Linux

SCM

VxWorks

uCOS

DSP program

Windows CE

VHDL-FPGA-Verilog

Other Embeded program

QNX

hardware design

Open-source hardware

About site

CodeBus www.codebus.net