Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: jpeg.tar Download
 Description: This project features a complete JPEG Hardware Compressor (standard Baseline DCT, JFIF header) with 2:1:1 subsampling, able to compress at a rate of up to 24 images per second (on XC2V1000-4 @ 40 MHz with resolution 352x288). Image resolution is not limited. It takes an RGB input (row-wise) and outputs to a memory the compressed JPEG image. Its quality is comparable to software solutions.
 Downloaders recently: [More information of uploader gdl0906]
  • [jpeg] - JPEG (Joint Photographic Expert Group, J
  • [jpeg_rgb] - This is the JPEG image compression of RG
  • [DE2_USB_API] - This is ALTERA' s DE2 Development Boa
  • [ahb_interface] - AHB BUS, Master Slave Arbiter
  • [16bitFFTFPGA] - 16-bit fixed-point FFT-DSP implementatio
  • [DCT] - Discrete cosine transform to compress da
File list (Check if you may need any files):
75448185jpeg.tar
    

CodeBus www.codebus.net