fpu
...\CVS
...\...\Entries
...\...\Repository
...\...\Root
...\fcmp
...\....\CVS
...\....\...\Entries
...\....\...\Repository
...\....\...\Root
...\....\test_bench
...\....\..........\CVS
...\....\..........\...\Entries
...\....\..........\...\Repository
...\....\..........\...\Root
...\....\..........\test_top.v
...\....\verilog
...\....\.......\CVS
...\....\.......\...\Entries
...\....\.......\...\Repository
...\....\.......\...\Root
...\....\.......\fcmp.v
...\FPU.pdf
...\README
...\test_bench
...\..........\CVS
...\..........\...\Entries
...\..........\...\Repository
...\..........\...\Root
...\..........\sel_test.vh
...\..........\test_top.v
...\test_vectors
...\............\CVS
...\............\...\Entries
...\............\...\Repository
...\............\...\Root
...\............\mkall.bat
...\............\mkall_fcmp.bat
...\............\pg-src
...\............\......\CVS
...\............\......\...\Entries
...\............\......\...\Repository
...\............\......\...\Root
...\............\......\fptpg.c
...\............\......\README
...\............\pg.exe
...\............\README
...\verilog
...\.......\CVS
...\.......\...\Entries
...\.......\...\Repository
...\.......\...\Root
...\.......\except.v
...\.......\fpu.v
...\.......\post_norm.v
...\.......\pre_norm.v
...\.......\pre_norm_fmul.v
...\.......\primitives.v